system is Si LED wafer backside grinding to the highest levels of flatness and surface Capable to lap and polish the Si LED wafer backside and to process multiple number of wafer (3 x 2") in one cycle - designed to polish the optical product - Capacity of sample : 3 x 2" - Lapping TTV Accuracy : ±2um - Polishing Roughness : <5nm